Pandey CK, Singh A, Chaudhury S. A simulation-based analysis of effect of interface trap charges on dc and analog/HF performances of dielectric pocket SOI-Tunnel FET.
MICROELECTRONICS RELIABILITY 2021;
122:114166. [DOI:
10.1016/j.microrel.2021.114166]
[Citation(s) in RCA: 0] [Impact Index Per Article: 0] [Reference Citation Analysis] [Track Full Text] [Subscribe] [Scholar Register] [Indexed: 07/19/2023]